AMENDMENTS TO THE SPECIFICATION

Please amend the paragraph beginning at page 2, line 30, as follows:

Viewed from one aspect the invention provides apparatus for processing data under control of a computer program, said apparatus comprising:

- (i) a processing unit responsive to native program instruction words to perform data processing operations;
- (ii) an instruction interpreter responsive to one or more interpreted instruction words specifying a data processing operation to execute native instruction words upon said processing unit to perform said data processing operation; and
 - (iii) a memory for storing said computer program; wherein
- (iv) said computer program includes both native instruction words and interpreted instruction words;
- (vi) a native code portion invokes interpretation of an interpreted code portion by executing a native code call instruction to said instruction interpreter;
- (vii) execution of said native code call instruction triggers generation of a a return address is generated during execution of said native code call, said return address specifying a location within said memory for said native code call instruction; and
- (viii) said instruction interpreter uses said return address as a pointer to said interpreted code portion within said memory.

Please amend the paragraph beginning at page 5, line 30, as follows:

Viewed from another aspect the invention provides a method of processing data under control of a computer program, said method comprising the steps of:

- (i) in response to native program instruction words, performing data processing operations with a processing unit;
- (ii) in response to one or more interpreted instruction words specifying a data processing operation, executing with an instruction interpreter native instruction words upon said processing unit to perform said data processing operation; and
 - (iii) storing said computer program in a memory; wherein

NEVILL Appl. No. 09/706,867 September 20, 2004

- (iv) said computer program includes at least one native code portion and at least one interpreted code portion;
- (vi) a native code portion invokes interpretation of an interpreted code portion by executing a native code call instruction to said instruction interpreter;
- (vii) execution of said native code call instruction triggers generation of a generating a return address during execution of said native code call, said return address specifying a location within said memory for said native code call instruction; and
- (viii) said instruction interpreter uses said return address as a pointer to said interpreted code portion within said memory.